AN IMPROVED FPGA IMPLEMENTATION OF THE MODIFIED HYBRID HIDING ENCRYPTION ALGORITHM (HHEAM) FOR DATA COMMUNICATION SECURITY

Hala A. Farouk, Magdy Saeb
Arab Academy for Science, Technology & Maritime Transport
School of Engineering, Computer Department
Alexandria, Egypt
E-mail: mail@magdysaeb.net

Abstract
The hybrid hiding encryption algorithm, as its name implies, embraces concepts from both steganography and cryptography. In this exertion, an improved micro-architecture Field Programmable Gate Array (FPGA) implementation of this algorithm is presented. This design overcomes the observed limitations of a previously-designed micro-architecture. These observed limitations are: no exploitation of the possibility of parallel bit replacement, and the fact that the input plaintext was encrypted serially, which caused a dependency between the throughput and the nature of the used secret key. This dependency can be viewed by some as vulnerability in the security of the implemented micro-architecture. The proposed modified micro-architecture is constructed using five basic modules. These modules are: the message cache, the message alignment module, the key cache, the comparator, and at last the encryption module. In this work, we provide comprehensive simulation and implementation results. These are: the timing diagrams, the post-implementation timing and routing reports, and finally the floor plan. Moreover, a detailed comparison with other FPGA implementations is made available and discussed.

Keywords: FPGA, micro-architecture, data communication security, encryption, steganography, cryptography, algorithm.

I. INTRODUCTION
In this work, we present an FPGA-based micro-architecture implementation of the encryption algorithm entitled “Hybrid Hiding Encryption Algorithm (HHEA)” [SHAAR03]. In this algorithm, no conventional substitution and translation operations on the plaintext characters are used. It rather uses simple plaintext hiding in a random bit string called the hiding vector. The name “Hybrid” is used to show that this encryption algorithm has built-in features that are inherited from data hiding techniques or "Steganography". As a matter of fact, one can use the micro-architecture for both steganography and cryptography depending on the user approach and the proper selection of the key. This algorithm was previously implemented, as shown in reference [SAEB04a]. However, this approach did not exploit the possibility of parallel bit replacement. Furthermore, the input plaintext was encrypted serially, which caused some dependency between the throughput and the nature of the key. This dependency can be viewed by some as vulnerability in the security of the implemented micro-architecture. Based on these observations, we decided to present a modified micro-architecture that overcomes such limitations. The modified design eliminates the dependency between the micro-architecture throughput and the key. It also provides a significant performance improvement by fully exploiting the inherited parallelism originated by the algorithm. In the next few sections we discuss the algorithm, the building blocks of the proposed modified micro-architecture along with details of its operation, the simulation and implementation results. The details of the carried out simulations, timing, routing reports and the floor plan are completely provided in the given appendix. Moreover, we present a comparison with other implementations of a selected group of encryption algorithms [SAEB02], [TRIM00], [GOOD00], [DAND00], [PATT00].

II. THE ALGORITHM
In the following few lines, we provide a summary of the HHEA algorithm [SHAAR03]. The aim of the algorithm is hiding a number of bits from plain text message (M) into an N-bit long random vector (V). The locations of the hidden bits are determined by the key (K).
Algorithm MHHEA

Given a plain text message M, key matrix KLx2, scrambled key matrix KNLx2 where

\[ k_i \in \{0,1,2,3,4,5,6,7\} \quad \forall i = 0, \ldots, L; \quad L \geq 15 \]

\[ k_j \in \{1,2\} \quad \forall j = 1,2 \]

The aim of the algorithm is hiding a number of bits from plain text message (M) into a random vector (V) of bits. The locations of the hidden bits are determined by the key KLx2.

**Input:** M, KLx2, Output: encrypted file

**Algorithm Body:**

1. \( i := 0, \ m := 0 \)
2. \( M[0] := \text{first digit in M file} \)
3. while \((M[m] \neq \text{EOF})\) [EOF: End Of File]
4. \( i := i \mod L \)
5. Generate 16-bit randomly and set them in V Vector
6. if \((K_{i,1} \geq K_{i,2})\) then
   - \( z := K_{i,1} \)
   - \( K_{i,1} := K_{i,2} \)
   - \( K_{i,2} := z \)
   // Scramble the hiding location
   - \( K_{Ni,1} := V[K_{i,1} + 1 \text{ down to } K_{i,2} + 1] \text{ XOR } K_{i,1} \)
   - \( K_{Ni,2} := K_{Ni,1} + (K_{i,2} - K_{i,1}) \mod 8 \)
7. if \((K_{Ni,1} \geq K_{Ni,2})\) then
   - \( z := K_{Ni,1} \)
   - \( K_{Ni,1} := K_{Ni,2} \)
   - \( K_{Ni,2} := z \)
   // Scramble the message bits using the high order bits of the hiding vector
   - \( q := 0 \)
   for \( j := K_{Ni,1} \text{ to } K_{Ni,2} \)
   - \( q := q \mod 3 \)
   if \((M[m] \neq \text{EOF})\) then do
     \( V[j] := M[m] \text{ XOR } K_{i,q} \)
     \( m := m + 1; \text{ next } m \text{ in } M \text{ file} \)
   \( q := q + 1 \)
   end do
   next j
8. Save V in output file
9. \( i := i + 1 \)
10. End algorithm.

In this algorithm, we have scrambled the location and the message to overcome constant chosen-plaintext attack.

### III. The Micro-architecture

In this section we describe the micro-architecture with its operation details using a finite state machine approach (FSM). The FSM, shown in Figure 1, illustrates the conceptual required hardware modules and the elements of the design of the control unit. The machine operation takes place through six basic states. These are summarized as follows. The initial state “Init” holds back the execution of the successive states until the “Go” signal is triggered and furthermore resets all hardware modules. In the following state “LMsg”, the 32-bit input plaintext is buffered for the other modules to operate on. The key is buffered into sixteen four-bit pairs of registers in the “LKey” state. The key is saved in pairs of integers. The left key points to the starting location of the substitution procedure and the right key points to the end location of the substitution procedure as depicted in Figure 2. In a previous work [SAEB04a], this procedure was performed serially where in each cycle one bit is replaced until the entire range from the left to right key is covered. However, we aim at designing a modified architecture that replaces the whole number of bits determined by the key in parallel rather in serial to improve the overall performance.

![Figure 1: The finite state machine of the micro-architecture.](image1)

![Figure 2: The substitution procedure.](image2)
rotated. This fact has led to the splitting of the 32-bit input into two 16-bit parts. Each part is taken into a buffer inside the “Message Alignment” Module at a time during the “LMsgCache” state.

The plaintext is subsequently aligned in the “Circ” state. Afterwards, the encryption or replacement procedure is performed in “Encrypt” state. These two states are interleaved in a chain of cycles until the whole 16-bit plaintext is encrypted. Consequently, the encryption process takes two clock cycles per one key pair regardless of the number of bits replaced. The micro-architecture is subdivided into six modules as shown in Figure 4. In the following subsections every module is described in details.

3.1 Message Cache
In this module 32-bit of the user plaintext is saved into two 16-bit registers. This is due to the fact that the “Message Alignment” module can operate on 16-bit data only. The reason for this constraint is described in the previous section.

3.2 Message Alignment
The “Message Alignment” module buffers the 16-bit plaintext for rotation. In order to accelerate the rotation process, multiplexers are used for n-bit rotations. Hence, the circulate operation takes only one clock cycle. In this module, the plaintext can be rotated left or right. The motivation behind this rotation procedure is explained in Figure 3. The module rotates left depending on the smaller key value and rotates right based on the sum of both keys plus one.

3.3 Key Cache
The “Key Cache” module buffers the whole 16 three-bit key pairs. The key cache is organized as 32 three-bit registers. Each two registers share the same address to create key pairs.

3.4 Comparator
The comparator delivers the key with the smaller value to the “Message Alignment” module. This value is needed for the left rotation.

3.5 Encryption Module
The encryption module has a simple architecture of mere multiplexers that choose between the bits in the hiding vector and the ones in the plaintext stream. The selects of the multiplexers are controlled by the key pair. As a result the replacement procedure can be performed. The output cipher text is 8-bit large and is generated every two cycles. To simplify the handshaking protocol between this module and any other communication module, a ready signal is generated on every stable output.

3.6 Random Number Generator
The output cipher text should be scrambled as much as possible; therefore the plaintext bits are hidden inside a random string that is called hiding vector. The “Random Number Generator” module generates this hiding vector.

IV. SIMULATION
The simulation of the designed micro-architecture is performed on the Logic Simulator of the Xilinx Foundation F2.11. The first operation performed by the
HHEA processor is loading the 32-bit plaintext during the “LMSG” state. Figure 5 depicts this operation. In this case, the input plaintext is “ABCD1234” and the “LMSG” state is active. The “LKey” state, shown in Figure 6, is the successive state to the “LMSG” state. Key pairs are loaded in parallel since they are pointed to by the same address. In the following state in Figure 7, namely the “LMSGCACHE” state, the least significant 16 bits are placed in the buffer inside the “Message Alignment” module.

![Figure 5: Simulation of 32-bit plaintext loading.](image)

Note that in Figure 6 the first key pair is “0” and “3”, which means that the four bits of the message should replace the hiding vector bits from the zero to the third location. For accomplishing this replacement, the message is rotated N times to the left where N is equal to the part of the key with the smaller value.

![Figure 6: Simulation of key pairs loading.](image)

An example for the rotation and encryption is shown in Figure 8. The part of the key with the smaller value is, in this case, equal to zero. Therefore, the message is not rotated. The bits from the zero to the third location are equal to the hexadecimal value four. The hiding vector is equal to “80”. The least significant four bits are replaced by the message bits from the zero to the third location to produce the cipher text equal to “84”. The message is then rotated M times to the right, where M is equal to the sum of the key pair plus one as mentioned before. In this case, M is equal to four. Hence, the message value “1234” is rotated right 4 times to become “4123”. In this way, the least significant bits of the message buffer are always the bits yet to be encrypted. The left rotation is clearer with the next key pair. The part of the key with the smaller value is equal to one. Rotating the message “4123” to the left once, renders the message value equal to “8246”. At this point, it is clear that the message bits that should be encrypted are positioned from the one to the fourth location. Thus, the message is aligned with the replacement locations.

![Figure 8: Simulation of encryption process.](image)

V. IMPLEMENTATION RESULTS

We have used Spartan II FPGA family to implement our design. A comparison between our micro-architecture and other encryption micro-architectures is performed through Figure 9 in Appendix A. This comparison demonstrates the dominance of the discussed algorithm and our proposed micro-architecture. This is based on the data throughput, the consumed area, and the proposed figure-of-merit. The figure-of-merit is computed by the following equation.

\[ \text{Figure of Merit} = \frac{\text{Throughput (in Mbps)}}{\text{Area (in CLB)}} \]

where CLB is the abbreviation for “Configurable Logic Block”. The FPGA is composed of hundreds of the configurable logic blocks that are programmed to perform any logic or sequential operation. In appendix B we provide a summary of the timing reports. These reports were taken for a 32-bit block plaintext and a cipher text of
8 bits. The details of these reports are as shown in Appendix A. Moreover, the design floor plan is also provided.

VI. SUMMARY AND CONCLUSION

Steganography and cryptography are the essential elements of today’s data communication security. Cryptography is used to scramble the data, whereas steganography is used to hide the data. The MHHEA algorithm bridges the gap between these two elements of data security. In this work, we have introduced a micro-architecture that is based on this algorithm for packet-level encryption. The special features of this micro-architecture can be summarized as follows:

• A construction that effortlessly allows the user’s data block to be varied. Subsequently, the register size holding this block can be optimized depending on the implementation technology and the communication channel data rate.

• A design that allows the size of the hiding vector registers to be varied. Accordingly, a variable level of data security can be obtained. Increasing the register size leads to a higher security level. Moreover, it extends the key space with added security. The higher order byte is employed to scramble the hiding locations. Moreover, the message is scrambled using the one of the key integers. This approach eliminates chosen-plain text attacks using a constant value.

• A parallel bit replacement approach that improves the overall throughput, and overcomes the security limitations encountered by a dependency between the throughput and the nature of the key.

• The micro-architecture throughput is of the order of 106 Mbps which is quite satisfactory for most of today’s high speed networks.

• With a slight modification of the selected key, one can use the micro-architecture for sequential-type steganography. Moreover, if the random vector is loaded with multimedia cover data, one can immediately realize that the micro-architecture is used for hiding as well as scrambling data.

• This micro-architecture allows the user to choose between steganography and encryption by selecting the appropriate input without any changes to the hardware. Consequently, we have bridged the gap between cryptography and steganography.

• This micro-architecture can also be combined with the Steganographic Shuffler (STS), shown in [SAEB04b], for shuffled-type steganography.

• As shown in Table 1 and Figure 9, the micro-architecture provides a clear advantage when compared with other implementations. It holds the highest figure-of-merit, if we exclude the YAEA algorithm. Without a doubt, different algorithms have different degrees of security. However, we have demonstrated that with proper adaptation of the algorithm to hardware implementations, one can arrive at higher degrees of figure-of-merit and overall better performance.

The complementary nature between Cryptography and Steganography is illustrated in this work with a modified micro-architecture that can be used for both techniques. Based on the given comparison, we have demonstrated that proposed micro-architecture shows clear performance dominance, if we exclude the variations in security levels, in data security applications of today’s high speed networks.

VII. REFERENCES


Acknowledgement

The authors would like to thank the reviewers for their numerous and helpful comments. The close scrutiny and
constructive observations have greatly improved the final version of this paper.

APPENDIX A

The following table [SAEB02], [SAEB02], [TRIM00], [GOOD00], [DAND00], [PATT00] and accompanying chart provide a comparison of various algorithm FPGA implementations. We propose a figure-of-merit that is equal to the throughput provided by a given architecture divided by the area consumed in realizing this architecture. A chart is given below that demonstrates this figure-of-merit for some of the cited algorithms.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Throughput in Mbps (Taken as reciprocal of maximum net delay times the expected output number of information bits)</th>
<th>Area in CLB</th>
<th>Figure-of-merit in Mbps/CLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>YAEA</td>
<td>129.1</td>
<td>149</td>
<td>0.8661</td>
</tr>
<tr>
<td>HHEA [MARW04]</td>
<td>15.8</td>
<td>144</td>
<td>0.110</td>
</tr>
<tr>
<td>MHHEA [Modified]</td>
<td>106.57</td>
<td>138</td>
<td>0.7722</td>
</tr>
</tbody>
</table>

Table 1: A comparison between FPGA implementations of various algorithms.

Implementation reports
In this appendix, we provide the details of the implementation reports as they were made available by the Xilinx CAD software.

Design Information
- Target Device: xc2s100
- Target Package: tq144
- Target Speed: -05
- Mapper Version: spartan2 -- C.22

Design Summary
- Number of Slices: 275 out of 1200 22%
- Slice Flip Flops: 184
- 4 input LUTs: 273
- Number of bonded IOBs: 49 out of 92 53%
- Number of TBUFs: 208 out of 1280 16%
- Total equivalent gate count for design: 4076
- Additional JTAG gate count for IOBs: 2400

Timing Summary
- Minimum period: 37.534ns
- Maximum frequency: 26.643MHz
- Maximum net delay: 6.341ns

Figure 9: The figure-of-merit of various FPGA implementations.

The Floor Plan
The floor plan is shown in Figure 10.

Figure 10: The floor plan.

APPENDIX B

Figure 11: The circuit diagram for the entire design.

Figure 12: The circuit diagram for the key cache.

Figure 13: The circuit diagram for the eight-pair key cache from inside.

Figure 14: The circuit diagram for the encryption module.